09/890,816

Office Action Mailed: June 16, 2005

Page 3 of 14

Amendment Filed: December 16, 2005

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application.

Listing of Claims:

(NEW) A neural processing element adapted to be used in a neural network, the 24. processing element comprising:

arithmetic logic means;

an arithmetic shifter mechanism;

data multiplexing means;

memory means;

data input means including at least one

input port;

data output means including at least one output port; and

control logic means;

the neural processing element being adapted to perform operations on a reference vector consisting of weight values;

characterized in that said weight values are of different bit-sizes during different phases of neural operation.

- (NEW) The neural processing element as claimed in Claim 24, wherein each neural 25. processing element is a single neuron in the neural network.
- (NEW) The neural processing element as claimed in Claim 24, further including data 26. bit-size indicator means.
- 27. (NEW) The neural processing element as claimed Claim 26, wherein the data bit-size indicator means enables operations on different bit-size data values to be executed using the same instruction set.

09/890,816

Office Action Mailed: June 16, 2005

Amendment Filed: December 16, 2005

Page 4 of 14

- 28. (NEW) The neural processing element as claimed in Claim 24, further including at least one register means.
- 29. (NEW) The neural processing element as claimed in Claim 28, wherein the register means operates on different bit-size data in accordance with said data bit-size indicator means.
- 30. (NEW) A neural network module comprising an array of neural processing elements as claimed in Claim 24; and at least one neural network controller for controlling the operation of at least one processing element, the controller comprising:

control logic means;

data input means including at least one input port;

data output means including at least one output port;

data multiplexing means;

memory means;

an address map; and

synchronizing means adapted to implement at least one handshake mechanism.

- 31. (NEW) The neural network module as claimed in Claim 30, wherein the memory means of the controller includes programmable memory means.
- 32. (NEW) The neural network module as claimed in Claim 30, wherein the memory means of the controller includes buffer memory associated with said data input means and/or said data output means.
- 33. (NEW) The neural network module as claimed in Claim 30, wherein the number of processing elements in the array is a power of two.

09/890,816

Office Action Mailed: June 16, 2005

Amendment Filed: December 16, 2005

Page 5 of 14

- (NEW) A modular neural network comprising: 34. one module as claimed in Claim 30, or at least two modules as claimed in Claim 30 coupled together.
- (NEW) The modular neural network as claimed in Claim 34, wherein the modules are 35. coupled in a lateral expansion mode and/or a hierarchical mode.
- (NEW) The modular neural network as claimed in Claim 35, including synchronization 36. means to facilitate data input to the neural network.
- (NEW) The modular neural network as claimed in Claim 36, wherein said 37. synchronization means enables data to be input only once when the modules are coupled in hierarchical mode.
- (NEW) The modular neural network as claimed in Claim 36, wherein the 38. synchronization means is adapted to implement a two-line handshake mechanism.
- (NEW) A neural network device comprising a neural network as claimed in Claim 34, 39. wherein an array of processing elements is implemented on the neural network device with at least one module controller.
- (NEW) The neural network device as claimed in Claim 39, wherein the device is a field 40. programmable gate array (FPGA) device.
- (NEW) The neural network device as claimed in Claim 39, comprising one of the 41. following: a full-custom very large scale integration (VLSI) device, a semi-custom VLSI device, or an application specific integrated circuit (ASIC) device.

09/890,816

Office Action Mailed: June 16, 2005

Amendment Filed: December 16, 2005

Page 6 of 14

- (NEW) A computer program which upon execution on a computer constitutes together 42. with the computer upon which it is executed an apparatus according to any of the preceding claims.
- (NEW) A method of training a neural network, the method comprising the steps of: 43.
 - providing a network of neurons, wherein each neuron reads an input vector i. applied to the input of the neural network;
 - enabling each neuron to calculate its distance between the input vector and a ii. reference vector consisting of weight values according to a predetermined distance metric, wherein the neuron with the minimum distance between its reference vector and the current input becomes the active neuron;
 - outputting the location of the active neuron; and iii.
 - updating the reference vectors for all neurons located within a neighborhood iv. around the active neuron

characterized in that in step ii. the calculation of the distance between the input vector and the reference vector said weight values are of a first bit-size, and in step iv. the updating of the reference vectors said weight values are of a second bit-size, different from the first bit-size.

- (NEW) The method as claimed in Claim 43, wherein the second bit-size is greater than 44. the first bit-size.
- (NEW) The method as claimed in Claim 43, wherein in step ii. the calculation of the 45. distance between the input vector and the reference vector uses 8-bit weight values, and in step iv. the updating of the reference vectors uses 12-bit weight values, the additional bits used in step iv. representing fractional components of weight values.

09/890,816

Office Action Mailed: June 16, 2005

Amendment Filed: December 16, 2005

Page 7 of 14

- (NEW) The method as claimed in Claim 43 comprising the additional step of activating 46. a data-bit size indicator means to indicate the bit-size of the weight values.
- (NEW) The method as claimed in Claim 46 wherein the data-bit size indicator means is 47. an update flag.
- 48. (NEW) The method as claimed in Claim 47 wherein steps ii. and iv. are executed using the same instruction set.
- (NEW) The method as claimed in any of Claim 43, wherein the predetermined distance 49. metric is the Manhattan distance metric.
- (NEW) A computer program comprising software modules adapted to implement the 50. method of Claim 43.
- (NEW) A neural network trained by the method of claim 43. 51.
- (NEW) The neural network of Claim 51 wherein the neural processing elements are 52. coupled in a hierarchical mode.
- (NEW) The neural network of Claim 51 wherein the neural processing elements are 53. coupled in a lateral expansion mode.